Application No. 10/614,503

Office Action: mailed Aug 13, 2004

9728627438

Amndt. dated: Oct 30, 2004

This listing of claims will replace all prior versions, and listings, of claims in the application.

## Listing of Claims:

1-20 (cancelled)

- 21. (currently amended) A method of managing performance in a system, comprising: monitoring a time related level of processing activity by a processing unit including a processor by counting processor operation events over a predetermined time interval, and increasing or decreasing the performance level of the processor according to the monitored level of processing activity.
- 22. (currently amended) A method according to daim 21, wherein the processor activity is determined by menitoring counting input/output operations associated with the processor.
- 23. (previously presented) A method according to claim 22, wherein the input/output operations comprise write cycles.
- 24. (currently amended) A method according to claim 21, wherein the processor activity is determined by menitoring counting accesses by the processor to memory coupled to the processor.
- 25. (currently amended) A method of processor performance management, comprising: monitoring a time related level of processing activity by a processing unit by counting over a predetermined time interval events associated with processing operations by the processing unit, and
- increasing or decreasing processor performance level of the processing unit according to the monitored level of processing activity.
- 26. (currently amended) A method according to claim 25, wherein the processor activity is determined by menitoring counting input/output operations by the processor.

operations comprise write cycles.

10/30/2004 13:01

- Ambdt. dated: Oct 30, 2004

  27. (previously presented) A method according to claim 26, wherein the input/output
- 28. (currently amended) A method of computer performance management, comprising: monitoring a time related level of processor activity in a CPU <u>by counting over a predetermined time interval, processor operation events involving selected memory access operations, and increasing or decreasing the CPU processor performance level according to the monitored level of processing activity <u>compared with a reference level</u>.</u>
- 29. (currently amended) A method according to claim 28, wherein the processor activity is determined by monitoring counting accesses by the processor to memory coupled to the processor.
- 30. (previously presented) A method according to claim 28, wherein the monitored memory access operations comprise cache memory read misses and write operations.
- 31. (previously presented) A computer system comprising:
- a processor;

memory coupled to the processor;

- a monitor operable to determine processor activity level based on selected processor access operations associated with said memory; and
- circuitry operable to increase or to decrease processor performance level in response to the monitored level of processor activity changing from a threshold.
- 32. (previously presented) A computer system according to claim 31, including cache memory coupled to the processor, and wherein said monitor is operable to monitor cache hits to determine processor activity level.
- 33. (previously presented) A computer system according to claim 31, including cache memory coupled to the processor, and wherein said monitor is operable to monitor cache memory read misses and write operations to determine processor activity.

Application No. 10/614,503

Office Action: mailed Aug 13, 2004

Ampdt. dated: Oct 30, 2004

- 34. (previously presented) A computer system comprising:
- a processor;
- a plurality of devices coupled to the processor;
- a monitor operable to determine processor activity level based on selected processor input/output operations associated with at least one of said devices; and circuitry operable to increase or to decrease processor performance level in response to the monitored level of processor activity changing from a threshold.
- 35. (previously presented) A computer system according to claim 34, including a counter to count the monitored selected processor input/output operations.
- 36. (previously presented) A computer system comprising:
- a processor;

memory coupled to the processor;

- a plurality of devices coupled to the processor;
- a monitor operable to determine processor activity level based on selected processor input/output operations associated with at least one of said devices and selected memory access operations by the processor; and
- circuitry operable to increase or to decrease processor performance level in response to the monitored level of processor activity changing from a threshold.
- 37. (previously presented) A computer system according to claim 36, wherein the selected memory access operations include cache memory access operations.
- 38. (previously presented) A computer system according to claim 37, wherein the selected memory access operations include cache memory read misses and write operations.
- 39. (previously presented) A computer system according to claim 36, including a plurality of counters for separately recording the selected processor input/output operations and the selected memory access operations.

## This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потпер.

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.